Computer architecture students now have an incredible breadth of cores to learn from because of the ever-increasing list of open-source cores that are well-structured, are synthesizable, use modern SystemVerilog, and have good documentation. Of the most popular open-source RISC-V cores, CVA6, is the perfect candidate for an advanced architecture course because of its 6-stage pipeline, dynamic branch predictor, L1 cache, scoreboard unit, and virtual memory support. UC Santa Barbara has created a set of advanced architecture labs with questions ranging from locating where certain behaviors are implemented in CVA6's code, to adding additional features to CVA6, and to writing and running assembly files through a CVA6 simulation. We also provide several CVA6-compatible example assembly files and gcc commands that demonstrate how to set up the FPU, benchmark the branch predictor, switch between RISC-V privilege levels, and enable virtual memory with a basic OS. Open-source hardware's growing popularity has helped UC Santa Barbara tremendously in offering hands-on experiences to students.
OpenHardware
The FOSSi Foundation is proud to announce Latch-Up, a conference dedicated to free and open source silicon.
Latch-Up: a weekend of presentations and networking for the open source silicon community, much like its European sister conference ORConf.
Produced by NDV: https://youtube.com/channel/UCQ7dFBzZGlBvtU2hCecsBBg?sub_confirmation=1
OpenHardware
Sat Apr 1 13:27:00 2023 at UCSB Henley Hall room 1010